Motorola to unveil third-generation PowerQuicc

The company has already mentioned some features of MPC8560 PowerQuicc III like PowerPC e500 RISC core and Ocean comm logic in its roadmap. Though other details, including the RapidIO integrated comm modules technology, PCI-X, DDR SDRAM and Gigabit Ethernet ports, became a surprise.

Besides, it will be the first PowerQuicc processor utilizing SoC methodology for inner core and some bus elements, that are not strictly task-specialized. Only some elements, including the e500 core, feature complete specialization.

RISC e500 core supports up to 1 GHz clock rates, has 7-layer cache (256 KB L2 cache).

Now 8560 is being thoroughly verified. Motorola promised the chip to be fully functional by the year-end.

Write a comment below. No registration needed!